Inexpensive Correctly Rounded Floating-Point Division and Square Root With Input Scaling
Viitanen, Timo; Jääskeläinen, Pekka; Takala, Jarmo (2013)
Viitanen, Timo
Jääskeläinen, Pekka
Takala, Jarmo
Institute of Electrical and Electronics Engineers IEEE
2013
Julkaisun pysyvä osoite on
https://urn.fi/URN:NBN:fi:tty-201311251473
https://urn.fi/URN:NBN:fi:tty-201311251473
Kuvaus
Peer reviewed
Tiivistelmä
Recent embedded DSPs are incorporating IEEE-compliant floating point arithmetic to ease the development of, e.g., multiple antenna MIMO in software-defined radio. An obvious choice of FPU architecture in DSP is to include a fused multiply-add (FMA) operation, which accelerates most DSP applications. Another advantage of FMA is that it enables fast software algorithms for, e.g., division and square root without much additional hardware. However, these algorithms are nontrivial to perform at the target accuracy to get the correctly rounded result without danger of overflow. Previous FMA-based systems either rely on a powerhungry wide intermediate format or forego correct rounding. A wide format is unattractive in a power-sensitive embedded environment since it requires enlarged register files, wider data buses and possibly a larger multiplier. We present provably correct algorithms for efficient IEEE-compliant division and square root with only a 32-bit format using hardware prescaling and postscaling steps. The required hardware has approximately 8% of area and power footprint of a single FMA unit.
Kokoelmat
- TUNICRIS-julkaisut [16944]